

# Compal Confidential

## NAVD0 Schematics Document

Intel Pineview Processor with Tigerpoint + DDRII + NV OPTIMUS


2010-02-09

REV: 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page		
				Size B	Document Number	Rev
					NAVD0 LA-6091P	1.0
				Date:	Wednesday, March 03, 2010	Sheet 1 of 46

Compal Confidential

Model Name : NAVD0  
File Name : LA-6091P



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				B	NAVD0 LA-6091P
				Date	Wednesday, March 03, 2010
				Sheet	2 of 46
				Rev	1.0

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+0.9VS	0.9V switched power rail for DDR terminator	ON	OFF	OFF
+VCCP	VCCP switched power rail	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8V	1.8V power rail for DDR	ON	ON	OFF
+0.89VS	Graphic core power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table(Page 31)

	VCC	3.3V					
	Ra	100K					
	ID	BRD ID	Rb	Vab-Min	Vab-Typ	Vab-Max	
NAVD0	0	R01 (EVT)	0	0V	0V	0V	
	1	R02 (DVT)	8.2K	0.216V	0.250V	0.289V	
	2	R03 (PVT)	18K	0.436V	0.503V	0.538V	
	3	R10A (MP)	33K	0.712V	0.819V	0.875V	
NAVE0	4	R01 (EVT)	56K	1.036V	1.185V	1.264V	
	5	R02 (DVT)	100K	1.453V	1.650V	1.759V	
	6	R03 (PVT)	200K	1.935V	2.200V	2.341V	
	7	R10A (MP)	NC	2.500V	3.3V	3.3V	

External PCI Devices

DEVICE	IDSEL #	REQ/GNT #	PIRQ
--------	---------	-----------	------

No PCI Device

EC SM Bus1 address


Device	Address	Device	Address
Smart Battery	0001 011X b	EMC1402	100_100

EC SM Bus2 address


ICH7M SM Bus address

Device	Address
Clock Generator (SLG8SP556VTR)	1101 001Xb
DDR DIMMA	1010 000Xb





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev
					NAVD0 LA-6091P	1.0
				Date:	Wednesday, March 03, 2010	Sheet 3 of 46



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number NAVD0 LA-6091P
				Date Wednesday, March 03, 2010	Rev 1.0


















<b>Compal Electronics, Inc.</b>			
Title			
<b>Pineview(3/3)</b>			
Size	Document Number		Rev
Custom	<b>NAVD0 LA-6091P</b>		<b>1.0</b>
Date:	Wednesday, March 03, 2010	Sheet	6 of 46



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	DDRII-SODIMMA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				NAVD0 LA-6091P <div> <div>Date: Wednesday, March 03, 2010</div> <div>Sheet 7 of 46</div> <div>Rev 1.0</div> </div>	









Ball Name	GB1-N11x Normal Function	Function Description
GPIO0	General Purpose	
GPIO1	HPD-C	Hot Plug detection for JFP link C
GPIO2	LCD0_BL_PWM	Panel Backlight Brightness (PWM capable)
GPIO3	LCD0_VDD	Panel power enable
GPIO4	LCD0_BL_EN	Panel Backlight on/off (PWM Capable)
GPIO5	GPU_VID0	GPU_VID0
GPIO6	GPU_VID1	GPU_VID1
GPIO7	GPU_VID2	GPU_VID2
GPIO8	OVERT	Thermal Catastrophic Overtemp
GPIO9	ALERT	Thermal Alert

### GPIO6

GPU_VID1	VGA_CORE	P-State
0	0.8V	Deep P12
1	0.85V	P8
1	1.0V	P0


GPU_VID1	VGA_CORE	P-State
0	0.8V	Deep P12
1	0.85V	P8
1	0.9V	P0

Ball Name	GB1-N11x Normal Function	Function Description
GPIO10	MEM_VREF	Memory VREF switch
GPIO11	SLI_SYNC	SLI raster sync
GPIO12	PWR_LEVEL	
GPIO13	MEM_VID	AC power detect input
GPIO14	PWR_CTRL1	MEM_VID or Power supply Control
GPIO15	HPD-E	Power supply control
GPIO16	FAN_PWM	Hot plug detect for I/FK link E
GPIO17	Reserved	Programmable Fan control
GPIO18	Reserved	
GPIO19	HPD-D	Hot plug detect for I/FK link D




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	N11M-OP2 PCIE,GPIO,CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D ENGINEERING, AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B		1.0
				NAVD0 LA-6091P		
				Date:	Wednesday, March 03, 2010	Sheet 8 of 46





<b>Compal Electronics, Inc.</b>			
Title <b>N11M-OP2 LVDS,Memory Bus</b>			
Size B	Document Number <b>NAVD0 LA-6091P</b>		Rev <b>1.0</b>
Date: <u>Wednesday, March 02, 2010</u> I Signed: <u>                    </u> of <u>46</u>			





A total of 8 signals are required for GBI strapping this includes

2 reference signals

6 physical strapping pins

4 logical strapping bits

A total of 24 logical strapping bits are available



GPU	FB Memory (DDR3)		ROM_SO	ROM_SCLK	ROM_SI	STRAP2	STRAP1	STRAP0
N11M-GE1 LP1 (0x0A7D) 40nm	Samsung 800MHz (default)	K4W1G1646E-HC12						
		64Mx16	PD 10K	PD 15K	PD 20K	PU 45K	PU 35K	PU 45K
	Hynix 800MHz	H5TQ1G63BFR-12C						
		64Mx16	PD 10K	PD 15K	PD 15K	PU 45K	PU 35K	PU 45K
					X76			

Resistor Values	Pull-up to VDD	Pull-down to GND
5Kohm	1000	0000
10Kohm	1001	0001
15Kohm	1010	0010
20Kohm	1011	0011
25Kohm	1100	0100
30Kohm	1101	0101
35Kohm	1110	0110
45Kohm	1111	0111

SUB_VENDOR	
0 *	No VBIOS ROM (Default)
1	BIOS ROM is present

Panel USER Straps	
User [3:0]	
EDID used *	Customer defined

FB_0_BAR_SIZE	
0 *	256MB (Default)
1	Reserved

PEX_PLL_EN_TERM	
0 *	Disable (Default)
1	Enable

SLOT_CLOCK_CFG	
0 *	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

XCLK_417	
0 *	277MHz (Default)
1	Reserved

SMBUS_ALT_ADDR	
0 *	0x9E (Default)
1	0x9C (Multi-GPU usage)

VGA_DEVICE	
0	3D Device
1 *	VGA Device (Default)

3GIO_PADCFG	
3GIO_PADCFG[3:0]	
0110 *	Notebook Default

Physical Strapping Pin	Power Rail	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SO	VDD33	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	VDD33	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	VDD33	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	VDD33	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	VDD33	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	VDD33	USER[3]	USER[2]	USER[1]	USER[0]



N11M-GE1 LP1	Memory/PKG	FBVDDQ	FB_CAL_PU_GND	FBCAL_PD_VDDQ	FBCAL_TERM_GND
	DDR3	+1.5VS	40.2 ohm	40.2 ohm	40.2/60.4 ohm

Must be used 1% resistor for driver calibration

DG-04642-001-V01(May 22, 2009)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title		
				N11M-OP2 GND & STRAP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				NAVD0 LA-6091P		
				Date:	Wednesday, March 03, 2010	Sheet 11 of 46


N10x 40nm DDR3 MAPPING  
NVIDIA DOCUMENT FOR DA-3978-001









091015 follow NTV00 Design



100112 change Q47 P/N from SB00000AR00 to SB00000DH00




# OPTIMUS



```
091202 swap A0/A0#,A1/A1#,A2/A2#,ACLK/ACLK#
nets on RP7/RP8/RP9/RP10
```

091209 change BOM Structure of R1500 from OPT@ to VGA@

## DIS ONLY




091202 swap A0/A0#,A1/A1#,A2/A2#,ACLK/ACLK#  
nets on RP11/RP12/RP13/RP14

**CMOS & LCD/PANEL BD. Conn.**

Modify JLVDS1 08/04

20100106 add R1186 connect pin1 of JLVDS1 to GND





**LED PANEL Conn.**




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	LVDS /INVERTER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	NAVD0 LA-6091P
				Date:	Wednesday, March 03, 2010
				Sheet	14 of 46

# CRT PORT


Modify C31- C308 C303 C307 C306 C304 BOM Structure 0615  
0120 Change L12,L14,L15 P/N from SM01000AL00 to SM010032020





## OPTIMUS



## DIS ONLY






100112 change Q72 P/N from SB00000AR00 to SB00000DH00




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/10/09				Title			
				Deciphered Date				2010/10/09			
								CRT PORT			
								NAVD0 LA-6091P			
								Rev 1.0			
								Date: Wednesday, March 03, 2010			
								Sheet 15 of 46			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.







Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title HDMI CONN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number NAVD0 LA-6091P	Rev 1.0
				Date: Wednesday, March 03, 2010		
				Sheet 16 of 46		



0111 Change BOM Structure of R336 and C432 from @ to mount  
0301 Change BOM Structure of R336 and C432 from NOR\_CLK@ to @





091023 add R823 DIS@ 10K PD  
for SW OPTIMUS usage



STRAP2# GPIO17	STRAP1# GPIO48	Boot BIOS
0	1	SPI
1	0	PCI
1	1	LPC

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Tigerpoint(1/4)	
Size		Document Number		Rev	
		NAVD0 LA-6091P		1.0	
Date:		Wednesday, March 03, 2010		Sheet 17 of 46	



ESD request			
H_THERMTRIP#	C458	2	100P 0402 50V8J
H_A20M#	C450	2	100P 0402 50V8J
H_IGNNE#	C451	2	100P 0402 50V8J
H_INIT#	C452	2	100P 0402 50V8J
H_INTR	C453	2	100P 0402 50V8J
H_FERR#	C454	2	470P 0402 50V8J
H_NMI	C455	2	100P 0402 50V8J
H_SMI#	C456	2	100P 0402 50V8J
H_STPCLK#	C457	2	100P 0402 50V8J

091216 change value of C454 to 470P

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	
				Tigerpoint(2/4)	
				Size	Document Number
				Custom	NAVD0 LA-6091P
				Date	Wednesday, March 03, 2010
				Sheet	18 of 46
				Rev	1.0


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

PCIE Port List	
1	LAN
2	WLAN
3	WWAN
4	

USB Port List	
0	USB Left1
1	
2	USB Right2
3	CMOS
4	CardReader
5	WWAN
6	BT
7	WIMAX

091212 Add C30 near PCH to prevent switch noise


HDA\_SDIN0\_C30 1 2 @100P\_0402\_50V8J



091105 change TigerPoint Part Number to SA000039N90


091105 change TigerPoint Part Number to SA000039N90

091204 add USB20\_N1/P1 for SIM CARD Conn.




Security Classification		Compal Secret Data		Title	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Tigerpoint(3/4)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	NAVD0 LA-6091P
				Date	Wednesday, March 03, 2010
				Sheet	19 of 46


091105 change TigerPoint Part Number to SA000039N90




091105 change TigerPoint Part Number to SA000039N90



Place closely pin Y25 within 100mils.




Place closely pin Y6 within 100mils.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Tigerpoint(4/4)	
Size	Document Number	NAVD0 LA-6091P		Rev	1.0
Custom	Date:	Wednesday, March 03, 2010	Sheet	20	of 46

## LED PCB CONN




09/30 add ESD






0108 Add C247,C1398 on pin1 of JP21 (RF)

## SATA HDD Conn.




091116 change symbol of JSATA1 to SUYIN\_127043FR022G263ZR\_NR





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	NAVD0 LA-6091P	1.0
				Date:	Wednesday, March 03, 2010	Sheet 21 of 46








## 5/5 Add U2 circuit




## 5/12 Revised net name




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				NAVD0 LA-6091P	
				Date: Wednesday, March 03, 2010	Sheet 23 of 46

## Mini-Express Card for WWAN

091019 Remove C1163/C1164/C1165/C1166



091012 Change Mini PCIE CONN  
Symbol to ACES 88910-5204 follow  
ME CONN LISTRev08




Reserve for SIM card does not meet rise time and pull-up is needed.

Add C1114 C1116 C1117 C1118 05/11  
Change C512 to 1U\_0402 05/14

<19> USB20\_P1  
<19> USB20\_N1


091204 add USB20\_P1/N1 for SIM Card Conn.




Add C850 06/12



091212 Add C20, C21  
near JMINI1  
to prevent switch noise




BT MODULE CONN




**<31> WWAN\_WAKEUP#**   **WWAN\_WAKEUP**

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	Mini-Card/BT CONN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				NAVD0 LA-6091P			1.0
				Date:	Wednesday, March 03, 2010	Sheet	24 of 46

# Mini-Express Card for WLAN



091127 reserve C240/C238 for RF team  
0111 Change BOM Structure of C238/C240 from @@ to mount



0104 Modify netname WWAN\_LED\_R# to WWAN\_LED#, WLAN\_LED\_R# to WLAN\_LED#










091116 Change JMINI2  
Symbol to ACES 88910-5204 follow  
ME CONN LIST 1116 Rev01

091125 reserve 0ohm for WIMAX

5/12 Update WLAN connector(the same as KAV60)  
6/1 Revised 37、39、41、42、43 to NC  
6/12 Update connector to DC040006S00  
6/26 Update JMINI1 footprint  
7/01 update pin 23,25,31,33

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	NAVD0 LA-6091P
				Date	Wednesday, March 03, 2010
				Sheet	25 of 46
				Rev	1.0

**1013 Add R1538,R1539 for reserve 0.1u cap (Vendor)**





**Compal Electronics, Inc.**


LAN AR8132

NAVD01 A-6091P

NAVD0 LA-00911	
Date: Wednesday, March 03, 2010	Sheet 36 of 46




If use external crystal(Y6),  
U78 will change UB6252




091203 change BOM structure of  
Q53/R1395/R1396 from mount to @


## Card Reader Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	CARD READER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1.0
Date: Wednesday, March 03, 2010				Sheet 27	of 46





091020 change JUMP J5 to R1576 0ohm




## Int. Speaker Conn.



## 20081029 Update to 6dB



## EC Beep




## PCI Beep

091020 follow NTV00 Design


Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2009/10/09	Deciphered Date	2010/10/09	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					AMP & Audio Jack		
					Size	Document Number	Rev
					Custom	NAVD0 LA-6091P	1.0
					Date:	Wednesday, March 03, 2010	Sheet




HD Audio Codec



Sense Pin	Impedance	Codec Signals
SENSE A	39.2K	PORT-A (PIN 39, 41)
	20K	PORT-B (PIN 21, 22)
	10K	PORT-C (PIN 23, 24)
	5.1K	PORT-D (PIN 35, 36)
SENSE B	39.2K	PORT-E (PIN 14, 15)
	20K	PORT-F (PIN 16, 17)
	10K	PORT-G (PIN 43, 44)
	5.1K	PORT-H (PIN 45, 46)






091028 Modify Hole location by 1127\_NAVD0\_NEW\_MB\_ASSY\_FOR\_2865\_v11




Security Classification		Compal Secret Data			Compal Electronics, Inc.				
Issued Date		2009/10/09		Deciphered Date		2010/10/09			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Title				
					Screw				
					Size	Document Number		Rev	
					B	NAVD0 LA-6091P		1.0	
					Date: Wednesday, March 03, 2010			Sheet 33 of 46	

# **+5VALW TO +5VS**




100112 change Q47 P/N from SB000000AR00 to SB000000DH00

# **+1.8V to +1.8VS**





100112 change Q47 P/N from SB000000AR00 to SB000000DH00

# **+3VALW TO +3VS**




100112 change Q47 P/N from SB000000AR00 to SB000000DH00

ADD +5VS +VCCP +0.89VS Cap for EMI




100112 change Q47 P/N from SB000000AR00 to SB000000DH00




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/10/09	Deciphered Date	2010/10/09	DC INTERFACE		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				Date:	Wednesday, March 03, 2010	Sheet 34 of 46

### +3VS to +3VSDGPU Transfer


0111 Change BOM Structure of C1302/C803/C1303/C801/C1294 from OPT@ to VGA@




### +1.5VS to +1.5VSDGPU Transfer



### +1.8VS to +1.8VSDGPU Transfer



### +VCCP to +1.05VSDGPU Transfer




<8,13,31> DGPU\_PWR\_EN

<31,34,40,41,43> SUSP#







VGA\_ON C25 1 2 @100P 0402 50V8J

091212 Add C25 to prevent switch noise




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/10/09				Title			
				Deciphered Date				VGA DC INTERFACE			
				2010/10/09				Size			
								Custom			
								NAVD0 LA-6091P			
								Date			
								Wednesday, March 03, 2010			
								Sheet			
								35 of 46			
								Rev			
								1.0			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN/DECTOR	
Size	Document Number	NAVD0 LA-6091P			Rev
Custom					1.0
Date:	Wednesday, March 03, 2010	Sheet	36	of	46








**PH1 under CPU bottom side :**  
 CPU thermal protection at 92 degree C  
 Recovery at 70 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	NAVD0 LA-6091P
				Date:	Wednesday, March 03, 2010
				Sheet	37 of 46
				Rev	1.0









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	VCCPP/1.8VP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				Custom	NAVD0 LA-6091P
Date:	Wednesday, March 03, 2010	Sheet	40	of	46

$\langle V_o = 0.89V \rangle \quad V_{FB} = 0.6V$   
 $V_o = V_{FB} * (1 + PR117 / PR116) = 0.6 * (1 + 30.1K / 61.9K) = 0.8917V$


$I_{peak} = 2.64A$



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				0.89VSP/0.9VSP		
Size	Custom	Document Number	NAVD0 LA-6091P		Rev	1.0
Date:	Wednesday, March 03, 2010			Sheet	41	of 46



delta I=3.27A 1/2 delta I=1.636 A  
I<sub>ocp</sub>=RTEIP\*ITRIP/RDS(ON)+1/2 I=14~11.98 A  
Rds(on)=11~14m



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title VGA_CORE/1.5VSP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	NAVD0 LA-6091P	1.0	
				Date:	Wednesday, March 03, 2010	Sheet	43 of 46



## Version change list (P.I.R. List)

Page 1 of 1 for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		For save layout space and shortage	A		change PC50 PC53 to 0805 4.7u		
2		For VGA_core 51117 power good delay	A		Reserve PR216 PC93		
3		Save layout space	A		Delet PC35 PC36, change PC29 PC32 to 1206 10uF		
4		For cost down	A		change 0.89V from MP2121 to SY8033		
5		For cost down	A		delet Vin detector,battery OVP circuit		
6		For cost down	A		change 3V/5v from ISL6237 to TPS51125		
7		For Design change	A		change PR116 to 61.9K PR117 to 30.1K PL14 to 1uH		
8		For cost down	A		change 1.5V PL8 to 3mm height		
9		For cost down	A		change VCCP PL7 to 3mm height		
10		For Design change	A		change PQ31 to IRFH3707		
11		For Design change	A		change PQ23 PQ25 PQ28 PQ30 TO AON7408		
12		change 1.5V enable RC ,for HW request	A		change PR115 to 0 ohm ,unpop PR101		
13		change VCCP enable RC ,for HW request	A		change PR99 to 1k ohm ,pc86 to 0.1u,unpop PR110		
14		change VGACORE enable RC ,for HW request	A		change PR249 to 47k ohm ,pc81 to 0.1u,unpop PR120		
15		For charger ripple			Add PC71 4.7u 0805 25V		
16		For charger ripple			change PL5 to 10uF		
17		Buyer suggest			change PQ36 from 2N7002 TO SSM3K7002FU		
18		Fix VGA_VID at 0.85V			delete PR248 PR245 ,change PR192 to 1.58K		
19		OTP INPUT PULL HIGH resister			Add PR29		
20		change OTP set			change PR31 to 13K		
21		1.8V enable cap			Add PC77 1u 6.3v X5R		
22		51125 VL cap size up to 1206			change PC205 to 1206 size		
23		Buyer suggest			change PC96 PC106 PC107 from X6S to X5R		

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/10/09	Deciphered Date	2010/10/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR-PWR-1	
				Size Custom	Document Number NAVD0 LA-6091P
Date: Wednesday, March 03, 2010				Sheet	44 of 46

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1						2009.6.30	EVT
2						2009.6.30	EVT
3						2009.7.2	EVT
4						2009.8.4	EVT
5						2009.8.12	EVT
6						2009.8.12	EVT
7						2009.8.12	EVT
8						2009.8.12	EVT
9						2009.8.24	EVT
10						2009.8.24	EVT
11						2009.8.24	EVT
12						2009.8.24	EVT
13						2009.8.24	EVT
14						2009.8.24	EVT
15						2009.8.27	EVT
16						2009.9.4	DVT
17						2009.9.10	DVT
18						2009.9.30	PVT
19							
20							
21							
22							
23							

<2009/4/28>  
Update new power schematic,  
release first version NAV50 schematic

<2009/04/29>  
Add R1182 R1183 L3 on page 9  
Change J3 to R1184 on page 13

<2009/04/30>  
Change JDIM1 to SP07F001720 on page 7  
Del SATA1 Port on page 12  
Change R51 R57 R70 R63 R317 R314 R190 to 0402 Size on page 21  
<2009/05/04>  
Add WWAN\_CLKREQ# and R107 pull-high to +3VS on page 8  
Add CRT\_DET# on page 10  
Add CRT\_DET# circuit on page 13  
Add 3 LEDS on page 16  
Add BT/BTN Board CONN. on page 16  
Update TP/B CONN. to SP01000LB00 on page 19

<2009/05/11>  
Add INVT\_PWM on Page 5  
Del R323 on page 5  
C74 change to 2.2U\_0603 on page 6  
C267 change to 22U on page 6  
C391 change to 0.1U on page 6  
Del C67 C35 C33 C36 on page 6  
Del +LGI\_VID and U71.A21 direct connect to +VCCP on page 6  
Follow Intel checklist, add R52 on FSB on page 8  
Add D5 D7 D8 on page 4  
Add R174 on page 9  
Add PCI\_RST# on page 11  
Add C1115 C1114 C1116 C1117 C1118 on page 15

<2009/05/12>  
Follow Intel Layout Checklist, Add C141 on VDDSPD on page 7  
Modify SRC CLK PORT LIST on page 8  
Del CLKREQ\_LAN# on page 8  
Change PCIE Port list on page 13  
Change USB Port list on page 13  
Add W/L 3G SW on page 16  
Del R103 on page 18

<2009/05/13>  
Change JMINI1 to PCIE Port 3 on page 15  
<2009/05/14>  
Page8 Change C174 C175 to 10U\_0603

<2009/05/14>  
Update New Power schematic  
Del R376 R377 on page 8  
Del D5 D7 D8 on page 4  
Change JLVDS1 to SP010006810 on page 9  
Add D6 for EMI on page 9  
Change C1106 to C\_0603 type on page 9  
Change USB\_OC# on page 13  
Add USB Port2 on page 20  
Change JP11 Pin define & Add D22 on page 19  
Change C512 to 1u\_0402 on page 15  
Add U29 (MEDIA\_LED#)) on page 16

<2009/05/19>  
.Update new clock GEN co-lay schematic on page 8

<2009/06/05>  
.Update new clock GEN co-lay schematic on page 8  
.Follow Intel check list change C161 C165 to 27P on page 8  
.Follow Intel check list change C56 to 22uF on page 6

<2009/06/08>  
.Update New Power schematic 06/06 version  
Page 13- a.Del R203 (pull-up GPIO6 Resister)  
b.Change R1184 NU  
Page 17- a. Add VGATE  
b. Del R1294  
c. Change D30 NU  
d. Change R1295 to 0 ohm  
e. Add R1309 0 ohm on EC\_RSMRST#  
f. Pull-up LAN\_WAKE# +3VALW  
g. ICH\_POK change to PCH\_POK  
h. Pull-up KB\_RST# to +3VS  
Page 10- a. Add R1283 R1284 ,Change R247 R249 to 10 ohm  
b. Add @ on U10 U11 C301 C298  
c. Del C302 C300 R1281 R1287

<2009/06/10>  
. Page 7- Add C116 @  
. Page 22- Modify USB\_OC#1\_2 to USB\_OC#2  
. Page 17- Modify PLTRST# to PCI\_RST#  
. Page 17- Add @ on R1311

<2009/06/12>  
. Page4 Add C314 C313 C1150 D19 on +VCC\_FAN1  
. Page8 Add C1145 C1146 C1147  
. Page10 Move CRT\_DET# from Page13 to Page10  
. Page13 Add +RTCVCC circuit

<2009/06/15>  
. Update New Power schematic (change PBJ1 to PJP3)  
. Page 10 modify C310 C308 C303 C307 C306 C304 Bom Structure  
. Page 22 Modify Hole location by (ME drawing 06/12)

<2009/06/16>  
. Page7 Modify DDR Command Control Pin pull-high Resister location  
. Page9 Change R577 to 0402 type

<2009/06/17>  
. Update New Power schematic 06/17  
. Page9 modify LVDS Conn. Pin define  
. Page9 Del C1110  
. Page4 Add EMI solution D38 D39 D40

<2009/06/18>  
. Update New Power schematic 06/18  
. Page8 modify U4 Pin define and Q31  
. Page13 Add R1376, R1377  
. Page15 Modify C403  
. Page23 Modify H11

<2009/06/19>  
. Page4 Add new signal CPU\_ITP , CPU\_ITP#  
. Page5 ADD R1378  
. Page6 ADD C1152,C1153,C1154 C1160,C1161,C1162  
. Page7 DDR\_A\_D8與DDR\_A\_D9互換  
. Page8 ADD R1379,R1380,U77,R1381,C1157,R1382,R1383,R1384,C1157  
, Page8 DEL C390  
. Page9 ADD C1156  
. Page11 DEL R1322, R1154  
. Page13 DEL U77, ADD C1158  
. Page17 ADD C1159

<2009/06/22>  
. Page22 change IO Conn. pin34 from 48M to USB\_ON#  
. Page10 change JCRT1 P/N to SP010906182

<2009/06/23>  
. Page15 Add C1163 C1164 C1165 C1166  
. Page18 change PWR/B Conn. P/N to SP01000H300  
. Page22 change JUSB1 JUSB2 P/N

<2009/06/24>  
. Page8 Change C1350 C1351 to 0402 type  
. Page10 Add R1385 R1386 on JVGA\_HS JVGA\_VS

<2009/06/25>  
. Page22 move some parts to I/O Board , Add the MONO\_IN\_R on M/B

<2009/06/29>  
. Page16 Change JP24 to ACES\_88266\_05001  
. Page15 Change JMINI1 to FOX\_AS0B246-S50U-7F\_52P-T

<2009/06/30>  
. Page18 Change PWR\_LED# to PWR\_PWM\_LED#  
. Page17 Add PWR LED DETECT PIN on Pin97

<2009/07/02>  
. Update New Power schematic 07/02  
. Page9 Add C1167 C1168 for RF request.  
. Page13 Change R223 to 100K  
. Page16 change JP24 to ACES\_85201-0505N  
. Page17 Del R1387 R1388 on EC Pin97  
. Page17 Add New Board ID to separate NAV50 NAV60  
. Page17 Change 展頻IC to SA00003J400 (New)  
. Page18 Add D41 for ESD

<2009/07/03>  
. Page18 Add D41.2 to PWR\_PWM\_LED#  
. Page8 Change co-lay net name to +1.5VM\_CK505  
. Page20 Change JP2 Pin42 to +5VS

<2009/07/06>  
. Page18 Add pwr switch for NAV50

<2009/07/08>  
. Page5 Add 470pf on H\_SMI# for known issue.

<DVT START>

<2009/08/04>  
. Page5 CLK\_CPU\_HPLCLK CLK\_CPU\_HPLCLK# exchange  
. Page9 Change JLVDS1 to P/N ACES 88341-3001 30P  
. Page17 del PM\_1.8V(U6.82) ,Del R1310 R1311  
. Page18 Del D41

<2009/09/03>  
. Page7 Change C112 to 0402 type  
. Page8 Add T6 on CLK\_48M\_CR  
. Page16 Modify JP18 Pin define change +5VALW +5VS to +3VALW +3VS  
. Page20 Change Pin 18, 23 to +1.5VS change Pin7 , 9 to USB20\_P7 N7  
. Page21 Del H12

<2009/09/08>  
Update Power schematic 0904  
. Page18 Change R1388 to 100 ohm 0402  
. Page18 Change LED1 to SC591NB5A00

<2009/09/10>  
Update Power schematic 0910  
. Page22 unmount Q6 Q8

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2009/10/09		Deciphered Date		2010/10/09		Title			
								PIR -HW			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size		Document Number		Rev	
						Custom		NAVD0 LA-6091P		1.0	
						Date:		Wednesday, March 03, 2010		Sheet 46 of 46	